Timeline for SPI prototype in Verilog: areas for code improvement
Current License: CC BY-SA 4.0
11 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Aug 1 at 15:44 | history | edited | toolic | CC BY-SA 4.0 |
added 1 character in body
|
| Jul 20 at 17:22 | comment | added | toolic | @ayr: You're welcome. This was just a general recommendation; your results may vary depending on what design tools you use. | |
| Jul 16 at 5:17 | comment | added | ayr | Thank you very much! I will keep these recommendations in mind when writing FPGA devices in the future. There is only one question about clock domains - in this case, I can use a clock and inside the condition for a high level of the SS signal. Does it happen that different clock domains (in other devices) are unremovable? | |
| Jul 12 at 5:47 | vote | accept | ayr | ||
| Jul 9 at 21:55 | history | edited | toolic | CC BY-SA 4.0 |
added 418 characters in body
|
| Jul 9 at 17:36 | history | edited | toolic | CC BY-SA 4.0 |
added 75 characters in body
|
| Jul 9 at 12:41 | history | edited | toolic | CC BY-SA 4.0 |
added 2 characters in body
|
| Jul 9 at 11:49 | history | edited | toolic | CC BY-SA 4.0 |
deleted 17 characters in body
|
| Jul 9 at 11:42 | history | edited | toolic | CC BY-SA 4.0 |
added 1 character in body
|
| Jul 9 at 11:35 | history | edited | toolic | CC BY-SA 4.0 |
added 1 character in body
|
| Jul 9 at 11:14 | history | answered | toolic | CC BY-SA 4.0 |